Principal Design Engineer Manager - AI Network Silicon
Microsoft
Raleigh, North Carolina, U.S.
Full-Time
Posted Sep 26, 2025
3 days / week in-office
Compensation
Loading salary analysis...
About the role
Microsoft’s mission is to empower every person and every organization on the planet to achieve more. As employees we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond.
Responsibilities
- Establish yourself as an integral member of a digital logic design team for the development of AI components with focus on micro-architectural based functions and features.
- Be responsible for the logic design/Register Transfer Level (RTL) entry, design quality including Lint, Clock Domain Crossing (CDC), Reset Domain Crossing (RDC), power etc., and timing closure of high-performance digital IP.
- Collaborate with the verification team to ensure the implementation meets both architectural and micro-architectural intent.
- Interface with physical design (PD), design for test (DFT), and other teams to optimize tradeoffs within the design.
- Provide technical leadership through mentorship and teamwork.
- Embody our culture and values.
Requirements
- Minimum Qualifications: Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
- OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
- OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
- OR Equivalent Experience.
- 3+ years expertise in digital logic design including microarchitecture specification development, RTL coding in Verilog/System Verilog, design verification collaboration, and CDC/Lint closure.
- 3+ years of experience in synthesis, timing constraints, power / performance / area (PPA) trade-offs and post-silicon debug.
Benefits
- Industry leading healthcare
- Educational resources
- Discounts on products and services
- Savings and investments
- Maternity and paternity leave
- Generous time away
- Giving programs
- Opportunities to network and connect
About the Company
Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission.
Job Details
Salary Range
$139,900 - $274,800/yearly
Location
Raleigh, North Carolina, U.S.
Employment Type
Full-Time
Original Posting
View on company website