CPU Implementation Engineer
Apple
                            
                            Beaverton, Oregon, U.S.
                        
                        
                            
                            Full-time, Regular
                        
                        
                            
                            
                                Posted Aug 15, 2025
                            
                        
                    Onsite
                        
                    Compensation
                                    
                                    Loading salary analysis...
                                
                            About the role
As a CPU Implementation Engineer, you will drive or participate in the following: Work with micro-architects to help define the micro-architecture and assist with design feasibility and power, performance, and area (PPA) trade-offs
Responsibilities
- Work with micro-architects to help define the micro-architecture and assist with design feasibility and power, performance, and area (PPA) trade-offs
- Drive RTL-to-GDS design convergence through microarchitecture and logic (RTL) optimizations using synthesis and place-and-route tools targeting ambitious goals for PPA
- Responsible for block-level design delivery along with closure of backend flows, electrical requirements, and improving silicon yield
- Work closely with internal CAD and PD methodology teams on industry-standard synthesis/PNR tool features and optimizations and their adoption in CPU design
- Work with x-functional top-level teams on the aspects of CPU floorplan, timing, power, reliability, and testability
- Work closely with custom IP teams to define and co-optimize memory macros, library standard cells to improve design PPA
Requirements
- Minimum BS and 3+ years of relevant industry experience
- Experience in logic design and digital circuits
- Experience in TCL or Perl
Benefits
- 401k matching
- Health insurance
- Flight privileges
- Power, performance, and area (PPA) trade-offs
- Industry-standard synthesis/PNR tool features and optimizations
- Custom IP teams to define and co-optimize memory macros, library standard cells
- Reliability, and testability
- Apple's Silicon Engineering Group (SEG) is hiring hardworking engineers for CPU block-level implementation
About the Company
Apple’s Silicon Engineering Group (SEG) is hiring hardworking engineers for CPU block-level implementation
Job Details
Salary Range
Salary not disclosed
Location
Beaverton, Oregon, U.S.
Employment Type
Full-time, Regular
Original Posting
View on company website